

1 We claim:

2 1. An integrated circuit structure comprising in combination:

3 a. a semiconductor wafer having an upper surface, the semiconductor wafer having a plurality
4 of identical die formed therein, each of the identical die having a plurality of semiconductor devices
5 formed therein upon the surface of the semiconductor wafer;

6 b. a patterned layer of interconnect metal formed upon the upper surface of the
7 semiconductor wafer for electrically interconnecting the plurality of semiconductor devices formed
8 within each such die, said patterned layer of interconnect metal including connection pads for
9 making electrical connection to circuitry external to the semiconductor wafer;

10 c. a patterned layer of nickel plated over each connection pad for mechanically and
11 electrically bonding to the interconnect metal forming such connection pad;

12 d. a patterned layer of palladium plated over the patterned layer of nickel above each
13 connection pad for preventing the nickel from diffusing outwardly through the palladium during
14 subsequent heating cycles; and

15 e. a patterned layer of gold plated over the patterned layer of palladium above each
16 connection pad to facilitate the joinder of such connection pad with a connection element.
17

18 2. The integrated circuit structure recited by claim 1 wherein said connection element is a
19 gold bump.
20

21 3. The integrated circuit structure recited by claim 1 wherein said connection element is a
22 gold wire bond.
23

24 4. The integrated circuit structure recited by claim 1 wherein said connection element is a
25 solder bump.
26

27 5. The integrated circuit structure recited by claim 1 wherein said connection element is a
28 nickel bump.

1 6. The integrated circuit structure recited by claim 1 wherein the patterned layer of nickel is
2 plated directly on top of the patterned layer of interconnect metal at each connection pad.

3
4 7. The integrated circuit structure recited by claim 1 wherein, upon each of said die, two of
5 said connection pads are disposed within 5 micrometers of each other.

6
7 8. The integrated circuit structure recited by claim 1 wherein said patterned layer of nickel
8 has a thickness that lies in the range of 0.5 micrometers and 20 micrometers.

9
10 9. The integrated circuit structure recited by claim 1 wherein said patterned layer of
11 palladium has a thickness that lies in the range of 0.1 micrometers and 5 micrometers.

12
13 10. The integrated circuit structure recited by claim 1 wherein said patterned layer of gold has
14 a thickness that lies in the range of 0.03 micrometers and 2 micrometers.

15
16 11. The integrated circuit structure recited by claim 1 wherein said patterned layer of
17 interconnect metal is formed of copper.

18
19 12. The integrated circuit structure recited by claim 1 wherein said patterned layer of
20 interconnect metal is formed of aluminum.

21
22 13. A process for forming connection pads on a plurality of integrated circuit die formed in a
23 semiconductor wafer, the semiconductor wafer having an upper surface, each of the integrated circuit
24 die having a plurality of semiconductor devices formed therein upon the surface of the
25 semiconductor wafer, said process including the steps of:

26 a. forming a patterned layer of interconnect metal upon the upper surface of the
27 semiconductor wafer for electrically interconnecting the plurality of semiconductor devices formed
28 within each such integrated circuit die, said patterned layer of interconnect metal including

1 connection pads for making electrical connection to circuitry external to the semiconductor wafer;

2 b. following step a., forming a patterned layer of nickel by electroless plating over each
3 connection pad for mechanically and electrically bonding to the interconnect metal at each such
4 connection pad;

5 c. following step b., forming a patterned layer of palladium by electroless plating over the
6 patterned layer of nickel above each connection pad for preventing the nickel from diffusing
7 outwardly through the palladium during subsequent heating cycles; and

8 d. following step c., forming a patterned layer of gold by electroless plating over the
9 patterned layer of palladium above each connection pad to facilitate the joinder of such connection
10 pad with a connection element.

11
12 14. The process recited by claim 14 including the further step of joining a gold bump to the
13 patterned layer of gold above at least one of said connection pads.

14
15 15. The process recited by claim 14 including the further step of joining a gold wire bond to
16 the patterned layer of gold above at least one of said connection pads.

17
18 16. The process recited by claim 14 including the further step of joining a solder bump to the
19 patterned layer of gold above at least one of said connection pads.

20
21 17. The process recited by claim 14 including the further step of joining a nickel bump to the
22 patterned layer of gold above at least one of said connection pads.

23
24 18. The process recited by claim 14 wherein the patterned layer of nickel is plated directly on
25 top of the patterned layer of copper metal at each connection pad.

26
27 19. The process recited by claim 14 wherein, upon each of said integrated circuit die, at least
28 two of the connection pads are formed within 5 micrometers of each other.

1 20. The process recited by claim 14 wherein said step of forming a patterned layer of nickel
2 produces a nickel layer having a thickness that lies in the range of 0.5 micrometers and 20
3 micrometers.

4
5 21. The process recited by claim 14 wherein said step of forming a patterned layer of
6 palladium produces a palladium layer having a thickness that lies in the range of 0.1 micrometers
7 and 5 micrometers.

8
9 22. The process recited by claim 14 wherein said step of forming a patterned layer of gold
10 produces a gold layer having a thickness that lies in the range of 0.03 micrometers and 2
11 micrometers.

12
13 23. The process recited by claim 14 wherein said step of forming a patterned layer of
14 interconnect metal upon the upper surface of the semiconductor wafer for electrically interconnecting
15 the plurality of semiconductor devices includes the step of forming such patterned layer of
16 interconnect metal from the metal copper.

17
18 24. The process recited by claim 14 wherein said process includes the further step of heating
19 the semiconductor wafer following the step of forming the patterned layer of gold in order to thermal
20 cycle the plurality of semiconductor devices formed within each such integrated circuit die.